High Speed Multioutput 128bit Carry- Lookahead Adders Using Domino Logic
نویسندگان
چکیده
Addition is the fundamental operation for any VLSI processors or digital signal processing. In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Here domino logic is used for implementation and simulation of 128 bit Carrylook ahead adder based HSPICE Tool. In adder circuits propagation delay is the main drawback. To overcome this drawback the domino circuits can be analysed and compared with 65nm technology is used. The proposed work is based on 256 bit Manchester Carry chain(MCC) adders compared with different CMOS technologies.
منابع مشابه
A Family of Low Depth, Threshold Logic, Carry Lookahead Adders
The main result of this paper is the development of a low depth carry lookahead addition technique based on threshold logic. The adders designed using this method are shown to have a very low logic depth and therefore reduced area and improved speed over conventional logic implementations.
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کامل1.5v, .18u Area Efficient 32 Bit Adder using 4T XOR and Modified Manchester Carry Chain
The increasing demand for low power VLSI can be fulfilled to a great extent by making proper changes in the circuit level and architectural level design. Addition is a fundamental operation, as it is used to implement more complex functions such as subtraction, multiplication, division etc. The Manchester Carry Chain adder design is preferred to other adders, regardless the number of bits becau...
متن کاملHigh Speed and Ultra Low-voltage CMOS Domino Carry gates
Abstract: In this paper we present ultra low-voltage and high speed CMOS domino Carry gates. For supply voltages below 325mV the delay for the proposed ultra low-voltage Carry gates are approximately 5% relative to a complementary CMOS Carry gate. Furthermore, the Energy Delay Product is less than 1% relative to complementary CMOS Carry gate at the same supply voltage. Different domino Carry ga...
متن کاملEnergy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example
A methodology for energy–delay optimization of digital circuits is presented. This methodology is applied to minimizing the delay of representative carry-lookahead adders under energy constraints. Impact of various design choices, including the carrylookahead tree structure and logic style, are analyzed in the energy–delay space and verified through optimization. The result of the optimization ...
متن کامل